



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/699,040	10/27/2000	Ahmadreza Rofougaran	40885/CAG/B600	7410

23363            7590            08/01/2003  
CHRISTIE, PARKER & HALE, LLP  
350 WEST COLORADO BOULEVARD  
SUITE 500  
PASADENA, CA 91105

EXAMINER

MILORD, MARCEAU

ART UNIT	PAPER NUMBER
----------	--------------

2682

DATE MAILED: 08/01/2003

10

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/699,040	ROFOUGARAN ET AL. 	
	<b>Examiner</b>	<b>Art Unit</b>	
	Marceau Milord	2682	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) Responsive to communication(s) filed on 27 October 2000.
- 2a) This action is **FINAL**.      2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) Claim(s) 1-22 and 30-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-22 and 30-36 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 27 October 2000 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) The proposed drawing correction filed on \_\_\_\_\_ is: a) approved b) disapproved by the Examiner.  
 If approved, corrected drawings are required in reply to this Office action.
- 12) The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some \* c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_ .
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
 a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- |   |  |
|---|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                           | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ . |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) Z . | 6) <input type="checkbox"/> Other: _____ .                                   |

Art Unit: 2682

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1- 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schlang et al (US Patent No 5890051) in view of Nardi (US Patent No 5341110).

Regarding claims 1, 4-8, Schlang et al discloses a phase lock loop (figs. 4-5; col. 3, lines 7-22), comprising: an oscillator (21 of fig. 4) having a tuning input, and an output with a tunable frequency responsive to the tuning input (col. 3, lines 23- 62; col. 7, lines 35-65); a sub sampling mixer to mix the oscillator output with a second signal to produce a mixed signal (col. 3, line 63- col. 4, line 11; col. 8, lines 15- 26; col. 9, line 56- col. 10, line 11); and an error signal which is a function of a phase difference between the mixed signal and an input signal (col. 13, lines 12-

Art Unit: 2682

24; col. 23, lines 1- 42), the error signal being applied to the tuning input (col. 8, lines 27- 49; col. 10, lines 29- 51; col. 17, lines 45- 65).

However, Schlang et al does not specifically disclose the feature of a phase detector outputting an error signal, which is a function of a phase difference between the mixed signal and an input signal.

On the other hand, Nardi, from the same field of endeavor, discloses a phase-locking oscillator circuit having improved phase noise characteristics. The oscillator circuit includes a tuned oscillator for providing a carrier signal at a tunable carrier frequency (col. 2, lines 43- 62). Furthermore, Nardi shows in figure 3, a phase detector 116, which operates to generate an error signal based on either the frequency or phase difference between the RF output signal and a reference signal provided by a reference oscillator 124. The error signal is supplied to a loop filter circuit 130 connected in a feedback loop configuration between the YIG tuned oscillator, phase modulator and phase comparator (col. 3, lines 28- 65; col. 4, lines 27- 43; col. 5, lines 2- 22; col. 5, lines 41- 58). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Nardi to the system of Schlang in order to realize a phase locking oscillator circuit having a loop bandwidth broader than that of existing oscillator circuits.

Regarding claim 2, Schlang et al as modified discloses a phase lock loop (figs. 4-5; col. 3, lines 7- 22), wherein the second signal comprises a frequency different from the frequency of the oscillator output (col. 7, lines 41- 65; col. 8, lines 26- 49; col. 9, line 18- col. 10, line 47).

Art Unit: 2682

Regarding claim 3, Schlang et al as modified discloses a phase lock loop (figs. 4- 5; col. 3, lines 7-22), wherein the oscillator comprises a voltage controlled oscillator, the tuning input being responsive to a voltage of the error signal (col. 8, lines 33- 49; col. 9, lines 33- 61).

Regarding claims 9, 11-15, Schlang et al discloses a phase lock loop (figs. 4-5; col. 3, lines 7- 22) comprising: a tunable oscillator (21 of fig. 4) having a tuning input (col. 3, lines 23- 62; col. 7, lines 35-65); a sub sampling mixer having coupled the oscillator (col. 3, line 63- col. 4, line 11; col. 8, lines 15- 26; col. 9, line 56- col. 10, line 11); and a detector having a first input coupled to the mixer, a second input adapted to receive an input signal, and an output coupled to the tuning input (col. 8, lines 27- 49; col. 10, lines 29- 51; col. 17, lines 45- 65).

However, Schlang et al does not specifically disclose the feature of a phase detector coupled to the tuning input.

On the other hand, Nardi, from the same field of endeavor, discloses a phase-locking oscillator circuit having improved phase noise characteristics. The oscillator circuit includes a tuned oscillator for providing a carrier signal at a tunable carrier frequency (col. 2, lines 43- 62). Furthermore, Nardi shows in figure 3, a phase detector 116, which operates to generate an error signal based on either the frequency or phase difference between the RF output signal and a reference signal provided by a reference oscillator 124. The error signal is supplied to a loop filter circuit 130 connected in a feedback loop configuration between the YIG tuned oscillator, phase modulator and phase comparator (col. 3, lines 28- 65; col. 4, lines 27- 43; col. 5, lines 2- 22; col. 5, lines 41- 58). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Nardi to the system of Schlang in

Art Unit: 2682

order to realize a phase locking oscillator circuit having a loop bandwidth broader than that of existing oscillator circuit

Regarding claim 10, Schlang et al as modified discloses a phase lock loop (figs. 4-5; col. 3, lines 7- 22) wherein the oscillator comprises a voltage controlled oscillator (col. 1, lines 62- 64; col. 3, line 50- col. 4, line 11; col. 17, lines 48- 65).

Regarding claims 16, 20- 22, Schlang et al discloses a phase lock loop (figs. 4-5; col. 3, lines 7- 22) comprising: oscillator means (21 of fig. 4) for generating a first signal having a tunable frequency, the oscillating means comprising tuning means for tuning the frequency of the first signal (col. 3, lines 23- 62; col. 7, lines 35-65); mixer means (12 of fig. 4) for mixing the first signal with a second signal to produce a mixed signal (col. 3, line 63- col. 4, line 11; col. 8, lines 15- 26; col. 9, line 56- col. 10, line 11); filter means (15 of fig. 4) for filtering the mixed signal to generate a difference signal between the frequency of the first signal and a harmonic of the second signal (col. 8, lines 27- 45); and detector means for detecting a phase difference between the filtered mixed signal and an input signal (col. 13, lines 12- 24; col. 23, lines 1- 42 ; col. 8, lines 27- 49; col. 10, lines 29- 51; col. 17, lines 45- 65).

However, Schlang et al does not specifically disclose the feature of generating an error signal, which is a function of the phase difference, the tuning means being responsive to the error signal.

On the other hand, Nardi, from the same field of endeavor, discloses a phase-locking oscillator circuit having improved phase noise characteristics. The oscillator circuit includes a

Art Unit: 2682

tuned oscillator for providing a carrier signal at a tunable carrier frequency (col. 2, lines 43- 62). Furthermore, Nardi shows in figure 3, a phase detector 116, which operates to generate an error signal based on either the frequency or phase difference between the RF output signal and a reference signal provided by a reference oscillator 124. The error signal is supplied to a loop filter circuit 130 connected in a feedback loop configuration between the YIG tuned oscillator, phase modulator and phase comparator (col. 3, lines 28- 65; col. 4, lines 27- 43; col. 5, lines 2- 22; col. 5, lines 41- 58). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Nardi to the system of Schlang in order to realize a phase locking oscillator circuit having a loop bandwidth broader than that of existing oscillator circuits.

Regarding claim 17, Schlang et al as modified discloses a phase lock loop (figs. 4-5; col. 3, lines 7-22) wherein the oscillator means comprises a voltage controlled oscillator, tuning means being responsive to a voltage of the error signal (col. 1, lines 62-64; col. 3, line 50- col. 4, line 11; col. 8, lines 26-49; col. 9, lines 33- 61).

Regarding claim 18, Schlang et al as modified discloses a phase lock loop (figs. 4-5; col. 3, lines 7-22) wherein the second signal comprises a frequency different from the frequency of the oscillator means (col. 3, lines 13- 49; col. 3, line 63- col. 4, line 11; col. 7, lines 35- 48).

Regarding claim 19, Schlang et al as modified discloses a phase lock loop (figs. 4-5; col. 3, lines 7- 22) comprising means for limiting the filtered mixed signal from the filtered means before being applied to the detector means (col. 8, lines 26-49; col. 9, lines 33- 61)

Art Unit: 2682

.Regarding claim 33, Schlang et al discloses a method of upconverting an input signal (figs. 4-6; col. 7, lines 7-22), comprising : generating a first signal having a tunable frequency (col. 3, line 3, lines 23- 62; col. 7, lines 35- 65; col. 3, line 65- col. 4, line 11); mixing the first signal with a second signal to produce a mixed signal (col. 3, line 63- col. 4, line 11; col. 8, lines 15-26; col. 9, line 56- col. 10, line 11); filtering (15 of fig. 4) the mixed signal to generate a difference signal between the frequency of the first signal and a harmonic of the second signal (col. 8, lines 27- 45; col. 13, lines 12- 24; col. 3, lines 1-42); and tuning the first frequency with the error signal (col. 8, lines 27- 49; col. 10, lines 29- 51; col. 17, lines 45-65).

On the other hand, Nardi, from the same field of endeavor, discloses a phase-locking oscillator circuit having improved phase noise characteristics. The oscillator circuit includes a tuned oscillator for providing a carrier signal at a tunable carrier frequency (col. 2, lines 43- 62). Furthermore, Nardi shows in figure 3, a phase detector 116, which operates to generate an error signal based on either the frequency or phase difference between the RF output signal and a reference signal provided by a reference oscillator 124. The error signal is supplied to a loop filter circuit 130 connected in a feedback loop configuration between the YIG tuned oscillator, phase modulator and phase comparator (col. 3, lines 28- 65; col. 4, lines 27- 43; col. 5, lines 2- 22; col. 5, lines 41- 58). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Nardi to the system of Schlang in order to realize to realize a phase locking oscillator circuit having a loop bandwidth broader than that of existing oscillator circuits.

Art Unit: 2682

Regarding claim 34, Schlang et al as modified discloses a method of upconverting an input signal (figs. 4-6; col. 7-22), wherein the second signal comprises a frequency different from the frequency of the first signal (col. 3, lines 13- 49; col. 3, line 63- col. 4, line 11; col. 7, lines 35- 48).

Regarding claim 35, Schlang et al as modified discloses a method of upconverting an input signal (figs. 4-6; col. 7-22), comprising limiting the filtered mixed signal before generating the error signal (col. 8, lines 26- 49; col. 9, lines 33- 61).

Regarding claim 36, Schlang et al as modified discloses a method of upconverting an input signal (figs. 4-6; col. 7-22), comprising filtering the error signal before using it to tune the first frequency (col. 8, lines 26- 49; col. 9, lines 33- 61).

#### Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Spence US Patent No 4692715 discloses an apparatus for generating a stable frequency signal.

Bonato US patent No 5020148 discloses an image suppression harmonic frequency converter capable of operating in any microwave range.

Parmet US Patent No 4135158 discloses an automotive radio receiver comprising a plurality of input RF front ends.

Holsinger et al US Patent No 5367529 discloses a phase-locking means for synchronizing the pulse timing of two passively mode-locked pulse lasers.

Art Unit: 2682

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marceau Milord whose telephone number is 703-306-3023. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vivian C. Chin can be reached on 703-308-6739. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-305-9508 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

  
MARCEAU MILORD

Marceau Milord  
Examiner  
Art Unit 2682

July 28, 2003